Abstract-The radio frequency (RF) model of SOI FinFETs with gate length of 40 nm is verified by using a 3-dimensional (3-D) device simulator. This paper shows the equivalent circuit model which can be used in the circuit analysis simulator. The RMS modeling error of Y-parameter was calculated to be only 0.3 %.
I. INTRODUCTION
Recently, the structures of various multi-gate fieldeffect transistors have been proposed. The SOI FinFET is a promising candidate for RF applications because of advantages such as no junction capacitance and substrate coupling signal [1] [2] [3] [4] [5] . In this device, the channel region is surrounded by the tri-gate. The FinFET structure shows the immunity to the short channel effect and the high transconductance characteristics. The RF modeling of SOI FinFETs is an essential step for the design of high-frequency integrated circuits [5] . The quasi-static (QS) model breaks down when the input signal changes too fast. If the gate signal is varying very fast, the inversion layer charge does not have enough time to respond fully. Therefore, the response of inversion layer charges lags behind the input signal [7] . In order to exactly express the lagging effect for high frequency, the non-quasi-static effects have to be reflected in the RF model of transistors. The RF models of FinFETs have been reported in [3] and [5] . The RF model in [3] is a QS model. In the previous NQS model [5] , the source and drain resistances (R s and R d ) were located inward the overlap capacitance. However, the outer parts of R s and R d are dominant for the thin body FinFETs and therefore a new equivalent circuit with R s and R d connected outside of the overlap capacitance is used. Also, new time constants (τ m2 ) are added to improve the model accuracy. Generally, the second order terms of denominators of Y-parameters are neglected for the easy analysis of Y-parameters [7] . As the operation frequency increases, however, the values of the second order terms become large. Therefore, we include the second order
2 ) in the small-signal equivalent circuit model.
In this paper, we verify the RF model of SOI FinFET with time constants to improve the model accuracy. Accuracy of the model and the extraction method are verified by using the 3-D device simulation data up to 200 GHz. Fig. 1 shows the schematic of the SOI FinFETs with tri-gate structure. The values of physical gate length (L G ), gate height (H G ), and fin width (W Fin ) for the simulated structure are 40 nm, 60 nm, and 20 nm, respectively. The cut-off frequency of the device at V GS = V DS = 1 V is 248 GHz as shown in Fig. 2 . Fig. 3 (a) shows the non-quasistatic (NQS) model of the SOI FinFETs. R gs and R gd are the distributed channel resistances. C gs and C gd are the intrinsic gate-to-source and gate-to-drain capacitances. C gd0 and C gs0 are the extrinsic gate-to-drain and gate-tosource capacitances, respectively. R s and R d are the source and drain resistance, respectively. C sdx is the capacitance due to the DIBL effect in the short-channel MOSFET [6] . In order to accurately describe the NQS effects for transistor, the time constants τ m1 and τ m2 by the transport delay of charges in the channel region are included in the RF equivalent circuit model [7] . Y m with complex coefficient is given by following equation. C gd0 , C gs0 , R s , and R d are obtained by using the method presented in [5] . In order to simplify the Y-parameter equations, the assumptions that ω Fig. 3(b) shows the equivalent circuit to use the model directly in circuit analysis simulator such as HSPICE. In the proposed equivalent circuit, the coefficient of the voltage-controlled current source for g m is complex. We could simulate the model by adding several passive elements (C 1 , L 1 , and R 1 ) to the equivalent circuit of Fig.  3 (a) . The relationship between V gs of Fig. 3(a) and V 1 of Fig. 3(b) In order not to upset the model, the new elements must draw a negligible current [7] . C 1 , L 1 , and R 1 can be extracted to be 0.001C gs , τ m2 2 /C 1 , and τ m1 /C 1 . We use the relationship between C 1 and 0.001C gs as presented in [7] . Because C 1 is much smaller than C gs , the impedance due to C 1 is very large. Therefore, the new elements draw a negligible current. C 1 , L 1 , and R 1 are not the physical parameters. These three added parameters are added to simulate the model directly in the circuit analysis simulator such as HSPICE. The time constant τ m3 of g ds term in Fig. 3(a) are expressed as τ m3 = L ds g ds [7] . By the Y-parameter model in [7] (as shown in page 481), τ m3 is equal to τ m1 . After the de-embedding of C gd0 , C gs0 , R s , and R d , the extraction of the small-signal parameters was performed. All the extracted parameters are summarized in 
II. DEVICE STRUCTURE AND RF MODEL
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III. CONCLUSIONS
A compact and accurate RF model of the SOI FinFETs for the strong inversion operation region was presented. 
